

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.

**THIS PAGE BLANK (USPTO)**



(19)

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 825 646 A2

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
25.02.1998 Bulletin 1998/09

(51) Int. Cl.<sup>6</sup>: H01L 23/485

(21) Application number: 97114374.8

(22) Date of filing: 20.08.1997

(84) Designated Contracting States:  
AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC  
NL PT SE  
Designated Extension States:  
AL LT LV RO SI

(74) Representative:  
Zangs, Rainer E., Dipl.-Ing. et al  
Hoffmann Eitle,  
Patent- und Rechtsanwälte,  
Arabellastrasse 4  
81925 München (DE)

(30) Priority: 21.08.1996 JP 219987/96

(71) Applicant:  
KABUSHIKI KAISHA TOSHIBA  
Kawasaki-shi (JP)

(72) Inventor:  
Anand, Minakshisundaran Balasubramanian  
1-1 Shibaura 1-chome, Minato-ku Tokyo 105 (JP)

### Remarks:

A request for correction of linguistic errors and errors of transcription in the description and the claims has been filed pursuant to Rule 88 EPC. A decision on the request will be taken during the proceedings before the Examining Division (Guidelines for Examination in the EPO, A-V, 3.).

### (54) Semiconductor device and method of manufacturing the same

(57) In the present invention, the bonding pad (21) is formed in a lattice-like shape. Directly underneath the passivation layer (22), the etching stopper layer (29) is provided. An opening (23) is made through the passivation layer (22) and the etching stopper layer (29) so as to expose the bonding pad (21). The cavity sections of

the lattice-like shape of the bonding pad (21) are filled with the insulating layer (27). The bonding wire (28) is connected to the lattice-shaped bonding pad (21). With this structure, the bonding error of the device manufactured by the damascening process can be avoided.




FIG. 45

EP 0 825 646 A2

## Description

The present invention relates to a semiconductor device having a multi-layer wiring structure made by a damascening process or a dual damascening process, and a method of manufacturing such a device.

An ultra-large scale integrated circuit (ULSI) employs a multilayer wiring structure in which wiring layers of three levels or more are formed.

FIGS. 1 and 2 show a semiconductor device prepared by a conventional wiring process. FIG. 2 is a cross sectional view taken along the line II-II indicated in FIG. 1.

As can be seen in the figure, a field oxide layer 12 is formed on a semiconductor substrate 11. In an element region surrounded by the field oxide layer 12, a MOS transistor having a source-drain region 13 and a gate electrode 14, is formed.

On the semiconductor substrate 11, an insulating layer 15 is formed so as to completely cover the MOS transistor. A contact hole 16 is made in the insulating layer 15 from its surface to be through to the source-drain region 13. On the insulating layer 15, a first-level wiring layer having a plurality of wiring layers 17 is formed. Each of the plurality of wiring layers 17 is connected to the source-drain region 13 of the MOS transistor via the contact hole 16.

On the insulating layer 15, an insulating layer (interlayer dielectric) 18 is formed so as to completely cover the plurality of wiring layers 17. A contact hole 19 is made in the insulating layer 18 from its surface to be through to the plurality of wirings 17. On the insulating layer (interlayer dielectric) 18, a second-level wiring layer having a plurality of wiring layers 20 is formed. Each of the plurality of wiring layers 20 is connected to the wiring layers 17 of the first-level wiring layers via the contact hole 19.

On the insulating layer (interlayer dielectric) 18, a bonding pad 21 is formed. Further, on the insulating layer (interlayer dielectric) 18, an insulating layer (passivation dielectric) 22 is formed so as to completely cover the plurality of wiring layers 20 and the bonding pad 21. An opening 23 is made in the insulating film (passivation dielectric) 22 so as to expose the bonding pad 21.

In a semiconductor device manufactured by the conventional wiring process, a plurality of wirings 17 of the first-level wiring layer, a plurality of wirings 20 of the second-level wiring layer and the bonding pad 21 are formed by a photo engraving process (PEP), in which, a resist pattern is formed, and using the resist pattern as a mask, metal layers are etched by an anisotropic etching (such as RIE).

However, in an ULSI, the distance between wirings of the same level is becoming very narrow.

Therefore, the following drawbacks begin to arise.

First, it is very difficult to accurately pattern the wirings 17 and 20 of the wiring layers. This is because the resolution of the exposing device for forming resist pat-

terns, cannot follow up wiring patterns which are becoming finer as the technology develops.

Second, it is very difficult to fill grooves resulting between wirings of the same level, with insulating layer, and therefore cavities are inevitably created between the wirings. This is because of a poor step coverage of the insulating layer. Such cavities adversely affect the multilayer wiring technique.

FIGS. 3 and 4 show a semiconductor device manufactured by a dual damascening process. FIG. 4 is a cross sectional view taken along the line IV-IV indicated in FIG. 3.

As can be seen in the figure, a field oxide layer 12 is formed on a semiconductor substrate 11. In an element region surrounded by the field oxide layer 12, a MOS transistor having a source-drain region 13 and a gate electrode 14, is formed.

On the semiconductor substrate 11, insulating layers 15 and 24 are formed so as to completely cover the MOS transistor. A contact hole 16 is made in the insulating layers 15 and 24 from its surface to be through to the source-drain region 13.

The insulating layer 25 is formed on the insulating layer 24. In the insulating layer 25, a plurality of grooves 16b used for forming a first-level wiring layer, is formed. Bottom sections of the plurality of grooves 16b are made through to the contact hole 16a.

A barrier metal 17a is formed on an inner surface of each of the contact hole 16a and the grooves 16b. Further, on each of the barrier metals 17a, a metal (or metal alloy) portion 17b is formed so as to completely fill each of the contact hole 16a and the grooves 16b. The plurality of wirings which make the first level wiring layer, consist of the barrier metals 17a and the metal portions 17b.

The surface of the insulating layer 25 meets with that of the first-level wiring layer, and the surface is made flat. Each of the plurality of wirings which give rise to the first-level wiring layer, is connected to the source-drain region 13 of the MOS transistor.

On the insulating layer 25 and the first level wiring layer, the insulating layer (interlayer dielectric) 18 and the insulating layer 26 are formed. A contact hole 19a is formed in the insulating layers 18 and 26 from its surface to be through to the first-level wiring layer.

An insulating layer 27 is formed on the insulating film 26. A plurality of grooves 19b used for forming the second-level wiring layer, are formed in the insulating layer 27. Bottom sections of the plurality of grooves 19b are made through to the contact hole 19a.

A barrier metal 20a is formed on an inner surface of each of the contact hole 19a and the grooves 19b. Further, on each of the barrier metals 20a, a metal (or metal alloy) portion 20b is formed so as to completely fill each of the contact hole 19a and the grooves 19b. The plurality of wirings which make the second level wiring layer, consist of the barrier metals 20a and the metal portions 20b.

The surface of the insulating layer 27 meets with that of the second-level wiring layer, and the surface is made flat. Each of the plurality of wirings which give rise to the second-level wiring layer, is connected to the first-level wiring layer.

In the case where the second-level wiring layer is located as the uppermost layer, a part of the second-level wiring layer constitutes a bonding pad 21. The bonding pad 21 is made of a metal (or metal alloy), as in the case of the second-level wiring layer.

An insulating layer (passivation dielectric) 22 is formed on the insulation layer 27, the second-level wiring layer and the bonding pad 21. An opening 23 is made in the insulating layer 22 so as to expose the bonding pad 21.

Regarding the semiconductor device manufactured by the dual damascening process as described above, it is able to solve the drawbacks of the conventional wiring process, that is, the wiring pattern becoming out of focus when exposing, and the cavities resulting between wirings.

However, in the dual damascening process or damascening process, the chemical mechanical polishing (CMP) technique is employed. In the case where a bonding pad 21 is formed by the CMP technique, the central portion of the bonding pad 21 is excessively etched, resulting in dishing, that is, the bonding pad 21 is made into a dish-like shape.

FIG. 5 illustrates how dishing occurs.

More specifically, the CMP not only mechanically etch the metal layer 21', but also chemically etch it. Therefore, in the case where the metal layer 21 (bonding pad) remains in a groove 19b which has a width sufficiently large as compared to its depth (note that the size of a bonding pad is usually about  $100\ \mu\text{m} \times 100\ \mu\text{m}$ ), the central portion of the metal layer 21 in the groove 19b is excessively etched mainly by chemical etching.

Such dishing easily causes a bonding error, that is, a wire cannot be bonded to the bonding pad 21 accurately during a wiring bonding operation, which results in the deterioration of the production yield.

FIGS. 6 and 7 show a semiconductor device formed by the dual damascening process, which has been proposed to solve the problem of dishing. FIG. 7 is a cross sectional view taken along the line VII-VII indicated in FIG. 6.

As can be seen in the figure, a field oxide layer 12 is formed on a semiconductor substrate 11. In an element region surrounded by the field oxide layer 12, a MOS transistor having a source-drain region 13 and a gate electrode 14, is formed.

On the semiconductor substrate 11, insulating layers 15 and 24 are formed so as to completely cover the MOS transistor. A contact hole 16 is made in the insulating layers 15 and 24 from its surface to be through to the source-drain region 13.

The insulating layer 25 is formed on the insulating

layer 24. In the insulating layer 25, a plurality of grooves 16b used for forming a first-level wiring layer, are formed. Bottom sections of the plurality of grooves 16b are made through to the contact hole 16a.

A barrier metal 17a is formed on an inner surface of each of the contact hole 16a and the grooves 16b. Further, on each of the barrier metals 17a, a metal (or metal alloy) portion 17b is formed so as to completely fill each of the contact hole 16a and the grooves 16b. The plurality of wirings which make the first level wiring layer, consist of the barrier metals 17a and the metal portions 17b.

The surface of the insulating layer 25 meets with that of the first-level wiring layer, and the surface is made flat. Each of the plurality of wirings which give rise to the first-level wiring layer, is connected to the source-drain region 13 of the MOS transistor.

On the insulating layer 25 and the first level wiring layer, the insulating layer (interlayer dielectric) 18 and the insulating layer 26 are formed. A contact hole 19a is formed in the insulating layers 18 and 26 from its surface to be through to the first-level wiring layer.

An insulating layer 27 is formed on the insulating film 26. A plurality of grooves 19b used for forming the second-level wiring layer, are formed in the insulating layer 27. Bottom sections of the plurality of grooves 19b are made through to the contact hole 19a.

A barrier metal 20a is formed on an inner surface of each of the contact hole 19a and the grooves 19b. Further, on each of the barrier metals 20a, a metal (or metal alloy) portion 20b is formed so as to completely fill each of the contact hole 19a and the grooves 19b. The plurality of wirings which make the second level wiring layer, consist of the barrier metals 20a and the metal portions 20b.

The surface of the insulating layer 27 meets with that of the second-level wiring layer, and the surface is made flat. Each of the plurality of wirings which give rise to the second-level wiring layer, is connected to the first-level wiring layer.

In the case where the second-level wiring layer is located as the uppermost layer, a part of the second-level wiring layer constitutes a bonding pad 21. The bonding pad 21 is made of a metal (or metal alloy), as in the case of the second-level wiring layer.

However, in order to prevent the dishing which may occur during the CMP, the bonding pad 21 is formed to have a lattice-like shape. More specifically, in the bonding pad 21, a plurality of dot-like holes which are arranged in a matrix manner are made.

An insulating layer (passivation dielectric) 22 is formed on the insulation layer 27 and the second-level wiring layer. An opening 23 is made in the insulating layer 22 so as to expose the bonding pad 21.

In the semiconductor device manufactured by the dual damascening process, the bonding pad 21 is formed to have a lattice-like shape. Therefore, even in the case where the bonding pad 21 is formed by use of

the CMP technique, the necessary portion is not excessively etched, thereby effectively preventing the dishing.

Next, the method of manufacturing a semiconductor device shown in FIGS. 6 and 7 will be described.

First, as can be seen in FIG. 8, with the LOCOS method, a field oxide layer 12 is formed on a silicon substrate 11. After that, in an element region surrounded by the field oxide layer 12, a MOS transistor having a source-drain region 13 and a gate electrode 14 is formed.

Further, as an alternative, an insulating film (borophospho silicate glass (BPSG) or the like) 15 having a thickness of about 1  $\mu\text{m}$ , which completely covers the MOS transistor, is formed on the silicon substrate 11. The surface of the insulating layer 15 is made flat by the CMP.

Next, as can be seen in FIG. 9, an etching stopper layer 24 and an insulating layer 25 are formed continuously on the insulating film 15 with the CVD method, for example. The insulating layer 25 is made of, for example, silicon oxide. In the case where the insulating layer 25 is made of silicon oxide, the etching stopper layer 24 is made of a material having a high etching selectivity against silicon oxide in reactive ion etching (RIE), that is, for example, silicon nitride.

The thickness of the etching stopper layer 24 is set to about 50 nm, and the thickness of the insulating film 25 is set to the same as that of the wirings which constitute the first-level wiring layer, that is, for example, about 0.6  $\mu\text{m}$ .

Next, as can be seen in FIG. 10, a plurality of grooves 16b are formed in the insulating layer 25. The plurality of grooves 16b are formed by a photo engraving process, more specifically, the application of a resist on the insulating layer 25, the patterning of the resist, the etching of the insulating layer 25 by RIE using the resist as a mask, and the removal of the resist. The etching stopper layer 24 serves as an etching stopper for the RIE.

It should be noted that the pattern of the plurality of grooves 16b is made to match with the pattern of the wirings which constitute the first-level wiring layer.

Next, as can be seen in FIG. 11, a contact hole 16a is made in the insulating layers 15 and 24. The contact hole 16a is made also by the photo engraving process as in the formation of the plurality of grooves 16b. More specifically, the contact hole 16a is made by applying a resist on the insulating layer 25 and in the grooves 16b, patterning the resist, etching the insulating layers 15 and 24 by the RIE using the resist as a mask, and removing the resist.

Then, as can be seen in FIG. 12, a barrier metal 17a is formed on the insulating layer 25, on an inner surface of the contact hole 16a and the inner surfaces of the grooves 16b, by the CVD method or PVD method. The barrier metal 17a is made of, for example, a lamination of titanium and titanium nitride, or silicon titanium nitride, or the like.

Next, as can be seen in FIG. 13, a metal (or metal alloy) portion 17' which completely covers the contact hole 16a and the grooves 16b, is formed on the barrier metal 17a by the CVD or PVD method. The metal portion 17' is made of, for example, aluminum, copper or an alloy of these metals.

As the PVD method which is used to form the metal portion 17', the high temperature PVD method or a PVD method including such a temperature process that can completely fill the contact holes 16a and the grooves 16b, is used.

Next, as can be seen in FIG. 14, the sections of the barrier metal 17a and the metal portion 17b, which are situated outside the contact holes 16a and the grooves 16b, are etched by the CMP method, so that the barrier metal 17a and the metal portion 17b remain only in the contact holes 16a and the grooves 16b.

In this manner, the first-level wiring layer is formed, and at the same time, a contact plug which serves to electrically connect the first-level wiring layer and the diffusion layer (source-drain region) of the substrate to each other, is formed.

Next, as can be seen in FIG. 15, an insulating layer (for example, silicon oxide) 18 having a thickness of about 1  $\mu\text{m}$ , is formed on the insulating layer 25 and the first-level wiring layer by the CVD method. Further, an etching stopper layer 26 and an insulating layer 27 are formed to be continuous on the insulating film 18 with the CVD method, for example. The insulating layer 27 is made of, for example, silicon oxide. In the case where the insulating layer 27 is made of silicon oxide, the etching stopper layer 26 is made of a material having a high etching selectivity against silicon oxide in reactive ion etching (RIE), that is, for example, silicon nitride.

The thickness of the etching stopper layer 26 is set to about 50 nm, and the thickness of the insulating film 27 is set to the same as that of the wirings which constitute the second-level wiring layer, that is, for example, about 0.6  $\mu\text{m}$ .

Next, as can be seen in FIGS. 16 and 17, a plurality of grooves 19b and 19b' are formed in the insulating layer 25. The plurality of grooves 19b and 19b' are formed by a photo engraving process, more specifically, the application of a resist on the insulating layer 27, the patterning of the resist, the etching of the insulating layer 27 by RIE using the resist as a mask, and the removal of the resist. The etching stopper layer 26 serves as an etching stopper for the RIE.

It should be noted that the pattern of the plurality of grooves 19b and 19b' is made to match with the pattern of the wirings which constitute the second-level wiring layer. The pattern of the grooves 19b' is the same as that of the bonding pad (lattice-like shape) (in the case where the second-level wiring layer is the uppermost layer).

Further, a contact hole 19a is made in the insulating layers 18 and 26. The contact hole 19a is made also by the photo engraving process as in the formation of the

plurality of grooves 19b and 19b'. More specifically, the contact hole 19a is made by applying a resist on the insulating layer 27 and in the grooves 19b and 19b', patterning the resist, etching the insulating layers 18 and 26 by the RIE using the resist as a mask, and removing the resist.

After that, as can be seen in FIGS. 18 and 19, a barrier metal 20a is formed on the insulating layer 27, on an inner surface of the contact hole 19a and the inner surfaces of the grooves 19b and 19b', by the CVD method or PVD method. The barrier metal 20a is made of, for example, a lamination of titanium and titanium nitride, or silicon titanium nitride, or the like.

Further, metal (or metal alloy) portions 20b and 21 which completely cover the contact hole 19a and the grooves 19b and 19b', are formed on the barrier metal 20a by the CVD or PVD method. The metal portions 20b and 21 are made of, for example, aluminum, copper or an alloy of these metals.

As the PVD method which is used to form the metal portions 20b and 21, the high temperature PVD method or a PVD method including such a temperature process that can completely fill the contact hole 19a and the grooves 19b and 19b', is used.

After that, the sections of the barrier metal 20a and the metal portions 20b and 21, which are situated outside the contact hole 19a and the grooves 19b and 19b', are etched by the CMP method, so that the barrier metal 20a and the metal portions 20b and 21 remain only in the contact hole 19a and the grooves 19b and 19b'.

In this manner, the second-level wiring layer and the bonding pad having a lattice-like shape are formed, and at the same time, a contact plug which serves to electrically connect the first-level wiring layer and the second-level wiring layer to each other, is formed.

Next, as can be seen in FIG. 20, a passivation layer 22 is formed on the insulating layer 27, the second-level wiring layer and the bonding pad, by, for example, the CVD method. The passivation layer 22 is made of, for example, silicon oxide.

Next, as can be seen in FIGS. 21 and 22, an opening 23 is formed in the passivation layer 22. The opening 23 is situated so as to the lattice-shaped bonding pad 21, and is formed by a photo engraving process, more specifically, the application of a resist on the insulating layer 22, the patterning of the resist, the etching of the insulating layer 22 by RIE using the resist as a mask, and the removal of the resist.

In the RIE operation for making the opening 23, usually the insulating layer 27 is etched as well since the insulating layers 22 and 27 are made of the same material (for example, silicon oxide).

The feature of the semiconductor device manufactured by the above-described dual damascening process or damascening process is that the metal portion itself which gives rise to wirings is not patterned, but the insulating layer is patterned. Since there is no process for filling the sections between wirings with the insulat-

ing layer, no cavities are formed between wirings.

Further, in some cases, copper, which has a low resistance, is used to form wirings; however it is known to be very difficult to perform a patterning on copper. In the dual damascening process or damascening process, the patterning of copper is not carried out, but the wirings are formed by filling grooves of an insulating layer with copper. Thus, the wirings made of copper are realized.

Further, in the dual damascening process, wirings and contact plugs can be formed at the same time, and therefore the production cost can be reduced.

However, in the dual damascening process, the RIE operated to make the opening 23 to expose the bonding pad 21, inevitably serves to etch the insulating layer 27 at the same time. This is because the insulating layers 22 and 27 are made of the same material (for example, silicon oxide) as described above.

In the above-described case, as shown in FIGS. 23 and 24, a wire bonding operation can easily result in that a wire 28 squashes the lattice-shaped bonding pad 21, which may cause a bonding error. This is because portions of the lattice-like bonding pad 21 are cavities, which may easily cause the deformation of the bonding pad 21.

The present invention has been proposed as a solution to the above-described drawback of the conventional technique, and the object thereof is as follows. That is, regarding the semiconductor device manufactured by the dual damascening process or damascening process, the bonding pad is formed to have a lattice shape, and the deformation of the lattice-shaped bonding pad is prevented so as to suppress bonding error, thereby improving the reliability and yield of the product.

In order to achieve the above-described object, there is provided, according to the present invention, a semiconductor device including: a bonding pad constituted by a conductive member filled in grooves made in an insulating layer having a flat surface; an etching stopper layer formed on the insulating layer and having an opening to expose the bonding pad; and a passivation layer formed on the etching stopper layer and having an opening to expose the bonding pad.

The grooves of the insulating layer are arranged in a lattice-like shape and the bonding pad has a lattice-like shape. The insulating layer and the passivation layer are made of silicon oxide, and the etching stopper layer is made of silicon nitride.

Further, according to the present invention, there is provided a method of manufacturing a semiconductor device, in which a bonding pad is formed by making grooves in an insulating layer having a flat surface and filling the grooves with a conductive material, the method including the steps of: forming an etching stopper layer on the insulating layer and the bonding pad, the etching stopper layer being made of a material which can be etched selectively with respect to at least

a material which is used to form the insulating layer; forming a passivation layer on the etching stopper layer, the passivation layer being made of a material which can be etched selectively with respect to at least the material used to form the etching stopper layer; removing only a portion of the passivation layer, which is situated above the bonding pad; and removing only a portion of the etching stopper layer, which is situated above the bonding pad.

The bonding pad is formed by forming a conductive material layer which completely covers the grooves on the insulating layer, followed by polishing the conductive material layer by the CMP. The passivation layer is etched by the RIE and the etching stopper layer is etched by the RIE or CDE.

As the grooves are filled with the conductive material, the bonding pad and the uppermost wiring layer are formed at the same time.

This invention can be more fully understood from the following detailed description when taken in conjunction with the accompanying drawings, in which:

FIG. 1 is a plan view showing a conventional semiconductor device;

FIG. 2 is a cross sectional view taken along the line II-II indicated in FIG. 1;

FIG. 3 is a plan view showing a conventional semiconductor device;

FIG. 4 is a cross sectional view taken along the line IV-IV indicated in FIG. 3;

FIG. 5 is a diagram showing a dishing phenomenon which may occur in conventional damascening process;

FIG. 6 is a plan view showing a conventional semiconductor device;

FIG. 7 is a cross sectional view taken along the line VII-VII indicated in FIG. 6;

FIG. 8 is a cross sectional view of a device, which illustrate a step of a conventional manufacturing method;

FIG. 9 is a cross sectional view of a device, which illustrate another step of the conventional manufacturing method;

FIG. 10 is a cross sectional view of a device, which illustrate still another step of the conventional manufacturing method;

FIG. 11 is a cross sectional view of a device, which illustrate still another step of the conventional manufacturing method;

FIG. 12 is a cross sectional view of a device, which illustrate still another step of the conventional manufacturing method;

FIG. 13 is a cross sectional view of a device, which illustrate still another step of the conventional manufacturing method;

FIG. 14 is a cross sectional view of a device, which illustrate still another step of the conventional manufacturing method;

FIG. 15 is a cross sectional view of a device, which illustrate still another step of the conventional manufacturing method;

FIG. 16 is a plan view of a device, which illustrates a step of the conventional manufacturing method;

FIG. 17 is a cross sectional view taken along the line XVII-XVII indicated in FIG. 16;

FIG. 18 is a plan view of a device, which illustrates a step of the conventional manufacturing method;

FIG. 19 is a cross sectional view taken along the line XIX-XIX indicated in FIG. 18;

FIG. 20 is a cross sectional view of a device, which illustrates a step of the conventional manufacturing method;

FIG. 21 is a plan view of a device, which illustrates a step of the conventional manufacturing method;

FIG. 22 is a cross sectional view taken along the line XXII-XXII indicated in FIG. 21;

FIG. 23 is a plan view which illustrates a state in which wire bonding is carried out on the device shown in FIG. 6;

FIG. 24 is a cross sectional view taken along the line XXIV-XXIV indicated in FIG. 23;

FIG. 25 is a plan view of a semiconductor device according to an embodiment of the present invention;

FIG. 26 is a cross sectional view taken along the line XXVI-XXVI indicated in FIG. 25;

FIG. 27 is a cross sectional view of a device, which illustrates a step of a manufacturing method according to an embodiment of the present invention;

FIG. 28 is a cross sectional view of a device, which illustrates another step of a manufacturing method according to the embodiment of the present invention;

FIG. 29 is a cross sectional view of a device, which illustrates still another step of a manufacturing method according to the embodiment of the present invention;

FIG. 30 is a cross sectional view of a device, which illustrates still another step of a manufacturing method according to the embodiment of the present invention;

FIG. 31 is a cross sectional view of a device, which illustrates still another step of a manufacturing method according to the embodiment of the present invention;

FIG. 32 is a cross sectional view of a device, which illustrates still another step of a manufacturing method according to the embodiment of the present invention;

FIG. 33 is a cross sectional view of a device, which illustrates still another step of a manufacturing method according to the embodiment of the present invention;

FIG. 34 is a cross sectional view of a device, which illustrates still another step of a manufacturing method;



method according to the embodiment of the present invention;

FIG. 35 is a plan view of a device, which illustrates a step of a manufacturing method according to an embodiment of the present invention;

FIG. 36 is a cross sectional view taken along the line XXXVI-XXXVI indicated in FIG. 35;

FIG. 37 is a plan view of a device, which illustrates a step of a manufacturing method according to an embodiment of the present invention;

FIG. 38 is a cross sectional view taken along the line XXXVIII-XXXVIII indicated in FIG. 37;

FIG. 39 is a cross sectional view of a device, which illustrates a step of a manufacturing method according to an embodiment of the present invention;

FIG. 40 is a plan view of a device, which illustrates a step of a manufacturing method according to the embodiment of the present invention;

FIG. 41 is a cross sectional view taken along the line XLI-XLI indicated in FIG. 40;

FIG. 42 is a plan view of a device, which illustrates a step of a manufacturing method according to an embodiment of the present invention;

FIG. 43 is a cross sectional view taken along the line XLIII-XLIII indicated in FIG. 42;

FIG. 44 is a plan view which illustrates a state in which wire bonding is carried out on the device shown in FIG. 25; and

FIG. 45 is a cross sectional view taken along the line XLV-XLV indicated in FIG. 44.

Semiconductor devices of the present invention and methods of manufacturing the same will now be described in detail with reference to embodiments thereof shown in accompanying drawings.

FIGS. 25 and 26 show a semiconductor device formed by the dual damascening process according to an embodiment of the present invention. FIG. 26 is a cross sectional view taken along the line XXVI-XXVI indicated in FIG. 25.

As can be seen in the figure, a field oxide layer 12 is formed on a semiconductor substrate 11. In an element region surrounded by the field oxide layer 12, a MOS transistor having a source-drain region 13 and a gate electrode 14, is formed.

On the semiconductor substrate 11, insulating layers 15 and 24 are formed so as to completely cover the MOS transistor. A contact hole 16a is made in the insulating layers 15 and 24 from its surface to be through to the source-drain region 13.

The insulating layer 25 is formed on the insulating layer 24. In the insulating layer 25, a plurality of grooves 16b used for forming a first-level wiring layer, are formed. Bottom sections of the plurality of grooves 16b are made through to the contact hole 16a.

A barrier metal 17a is formed on an inner surface of each of the contact hole 16a and the grooves 16b. Fur-

ther, on each of the barrier metals 17a, a metal (or metal alloy) portion 17b is formed so as to completely fill each of the contact hole 16a and the grooves 16b. The plurality of wirings which make the first level wiring layer, consist of the barrier metals 17a and the metal portions 17b.

A contact plug used for connecting the first level wiring layer and the source-drain region 13 of the MOS transistor to each other, also consists of the barrier metal 17a and the metal portion 17b. The surface of the insulating layer 25 meets with that of the first-level wiring layer, and the surface is made flat.

On the insulating layer 25 and the first level wiring layer, the insulating layer (interlayer dielectric) 18 and the insulating layer 26 are formed. A contact hole 19a is formed in the insulating layers 18 and 26 from its surface to be through to the first-level wiring layer.

An insulating layer 27 is formed on the insulating film 26. A plurality of grooves 19b used for forming the second-level wiring layer, are formed in the insulating layer 27. Bottom sections of the plurality of grooves 19b are made through to the contact hole 19a.

A barrier metal 20a is formed on an inner surface of each of the contact hole 19a and the grooves 19b. Further, on each of the barrier metals 20a, a metal (or metal alloy) portion 20b is formed so as to completely fill each of the contact hole 19a and the grooves 19b. The plurality of wirings which make the second level wiring layer, consist of the barrier metals 20a and the metal portions 20b.

A contact plug used for connecting the first-level wiring layer and the second-level wiring layer to each other, also consists of the barrier metal 20a and the metal portion 20b. The surface of the insulating layer 27 meets with that of the second-level wiring layer, and the surface is made flat.

In the case where the second-level wiring layer is located as the uppermost layer, a part of the second-level wiring layer constitutes a bonding pad 21. The bonding pad 21 is made of a metal (or metal alloy), as in the case of the second-level wiring layer. However, in order to prevent the dishing which may occur during the CMP, the bonding pad 21 is formed to have, for example, a lattice-like shape.

Further, an etching stopper layer 29 is formed on the insulating layer 27 and the second-level wiring layer, and a passivation layer (passivation dielectric) 22 is formed on the etching stopper layer 29.

The etching stopper layer 29 is made of a material which can be etched selectively with respect to the material used for the insulating layer 27 and the passivation layer 22. For example, in the case where the insulating layer 27 and the passivation layer 22 are made of silicon oxide, the etching stopper layer 29 is made of silicon nitride. The etching stopper layer 29 is formed to have a thickness of about 50 nm.

An opening 23 is made in the passivation layer 22 and the etching stopper layer 29 so as to expose the

bonding pad 21.

In the semiconductor device manufactured by the dual damascening process, the bonding pad 21 is formed to have a lattice-like shape. Therefore, even in the case where the bonding pad 21 is formed by use of the CMP technique, the necessary portion thereof is not excessively etched, thereby effectively preventing the dishing.

Further, the bonding pad 21 having a lattice shape is completely filled with the insulating layer 27. With this structure, the bonding pad 21 is not squashed or deformed when the wire is bonded thereto by compression by wire bonding. Therefore, the occurrence of bonding errors is suppressed, thus contributing the improvement of the reliability and the yield of the product.

Furthermore, directly underneath the passivation layer 22, the etching stopper layer 29 is located, which is made of a material which can be etched selectively with respect to the material used for forming the passivation layer 22 and the insulating layer 27. With this structure, the portions of the insulating layer 27, which are situated in the lattice-like formations of the bonding pad 21, are not etched when the opening 23 is made in the passivation layer 22.

Next, the method of manufacturing a semiconductor device shown in FIGS. 25 and 26 will be described.

First, as can be seen in FIG. 27, with the LOCOS method, a field oxide layer 12 is formed on a silicon substrate 11. After that, in an element region surrounded by the field oxide layer 12, a MOS transistor having a source-drain region 13 and a gate electrode 14 is formed.

Further, as an alternative, an insulating film (borophospho silicate glass (BPSG) or the like) 15 having a thickness of about 1  $\mu\text{m}$ , which completely covers the MOS transistor, is formed on the silicon substrate 11. The surface of the insulating layer 15 is made flat by the CMP.

Next, as can be seen in FIG. 28, an etching stopper layer 24 and an insulating layer 25 are formed continuously on the insulating film 15 with the CVD method, for example. The insulating layer 25 is made of, for example, silicon oxide. In the case where the insulating layer 25 is made of silicon oxide, the etching stopper layer 24 is made of a material having a high etching selectivity against silicon oxide in reactive ion etching (RIE), that is, for example, silicon nitride.

The thickness of the etching stopper layer 24 is set to about 50 nm, and the thickness of the insulating film 25 is set to the same as that of the wirings which constitute the first-level wiring layer, that is, for example, about 0.6  $\mu\text{m}$ .

Next, as can be seen in FIG. 29, a plurality of grooves 16b are formed in the insulating layer 25. The plurality of grooves 16b are formed by a photo engraving process, more specifically, the application of a resist on the insulating layer 25, the patterning of the resist,

the etching of the insulating layer 25 by RIE using the resist as a mask, and the removal of the resist. The etching stopper layer 24 serves as an etching stopper for the RIE.

It should be noted that the pattern of the plurality of grooves 16b is made to match with the pattern of the wirings which constitute the first-level wiring layer.

Next, as can be seen in FIG. 30, a contact hole 16a is made in the insulating layers 15 and 24. The contact hole 16a is made also by the photo engraving process as in the formation of the plurality of grooves 16b. More specifically, the contact hole 16a is made by applying a resist on the insulating layer 25 and in the grooves 16b, patterning the resist, etching the insulating layers 15 and 24 by the RIE using the resist as a mask, and removing the resist.

Then, as can be seen in FIG. 31, a barrier metal 17a is formed on the insulating layer 25, on an inner surface of the contact hole 16a and the inner surfaces of the grooves 16b, by the CVD method or PVD method. The barrier metal 17a is made of, for example, a lamination of titanium and titanium nitride, or silicon titanium nitride, or the like.

Next, as can be seen in FIG. 32, a metal (or metal alloy) portion 17' which completely covers the contact hole 16a and the grooves 16b, is formed on the barrier metal 17a by the CVD or PVD method. The metal portion 17' is made of, for example, aluminum, copper or an alloy of these metals.

As the PVD method which is used to form the metal portion 17', the high temperature PVD method or a PVD method including such a temperature process that can completely fill the contact holes 16a and the grooves 16b, is used.

Next, as can be seen in FIG. 33, the sections of the barrier metal 17a and the metal portion 17b, which are situated outside the contact holes 16a and the grooves 16b, are etched by the CMP method, so that the barrier metal 17a and the metal portion 17b remain only in the contact holes 16a and the grooves 16b.

In this manner, the first-level wiring layer is formed, and at the same time, a contact plug which serves to electrically connect the first-level wiring layer and the diffusion layer (source-drain region) of the substrate to each other, is formed.

Next, as can be seen in FIG. 34, an insulating layer (for example, silicon oxide) 18 having a thickness of about 1  $\mu\text{m}$ , is formed on the insulating layer 25 and the first-level wiring layer by the CVD method. Further, an etching stopper layer 26 and an insulating layer 27 are formed to be continuous on the insulating film 18 with the CVD method, for example. The insulating layer 27 is made of, for example, silicon oxide. In the case where the insulating layer 27 is made of silicon oxide, the etching stopper layer 26 is made of a material having a high etching selectivity against silicon oxide in reactive ion etching (RIE), that is, for example, silicon nitride.

The thickness of the etching stopper layer 26 is set

to about 50 nm, and the thickness of the insulating film 27 is set to the same as that of the wirings which constitute the second-level wiring layer.

Next, as can be seen in FIGS. 35 and 36, a plurality of grooves 19b and 19b' are formed in the insulating layer 25. The plurality of grooves 19b and 19b' are formed by a photo engraving process, more specifically, the application of a resist on the insulating layer 27, the patterning of the resist, the etching of the insulating layer 27 by RIE using the resist as a mask, and the removal of the resist. The etching stopper layer 26 serves as an etching stopper for the RIE.

It should be noted that the pattern of the plurality of grooves 19b and 19b' is made to match with the pattern of the wirings which constitute the second-level wiring layer. The pattern of the grooves 19b' is the same as that of the bonding pad (lattice-like shape) (in the case where the second-level wiring layer is the uppermost layer).

Next, as can be seen in FIGS. 37 and 38, a contact hole 19a is made in the insulating layers 18 and 26. The contact hole 16a is made also by the photo engraving process as in the formation of the plurality of grooves 19b and 19b'. More specifically, the contact hole 19a is made by applying a resist on the insulating layer 27 and in the grooves 19b and 19b', patterning the resist, etching the insulating layers 18 and 26 by the RIE using the resist as a mask, and removing the resist.

After that, a barrier metal 20a is formed on the insulating layer 27, on an inner surface of the contact hole 19a and the inner surfaces of the grooves 19b and 19b', by the CVD method or PVD method. The barrier metal 20a is made of, for example, a lamination of titanium and titanium nitride, or silicon titanium nitride, or the like.

Next, metal (or metal alloy) portions 20b and 21 which completely cover the contact hole 19a and the grooves 19b and 19b', are formed on the barrier metal 20a by the CVD or PVD method. The metal portions 20b and 21 are made of, for example, aluminum, copper or an alloy of these metals.

As the PVD method which is used to form the metal portions 20b and 21, the high temperature PVD method or a PVD method including such a temperature process that can completely fill the contact hole 16a and the grooves 19b and 19b', is used.

Next, the sections of the barrier metal 20a and the metal portions 20b and 21, which are situated outside the contact hole 19a and the grooves 19b and 19b', are etched by the CMP method, so that the barrier metal 20a and the metal portions 20b and 21 remain only in the contact hole 19a and the grooves 19b and 19b'.

In this manner, the second-level wiring layer and the bonding pad having a lattice-like shape are formed, and at the same time, a contact plug which serves to electrically connect the first-level wiring layer and the second-level wiring layer to each other, is formed.

Next, as can be seen in FIG. 39, an etching stopper layer 29 and a passivation layer 22 are formed to be

continuous, on the insulating layer 27, the second-level wiring layer and the bonding pad, by, for example, the CVD method.

The passivation layer 22 is made of, for example, silicon oxide. In the case where the passivation layer 22 is made of silicon oxide, the etching stopper layer 29 is made of a material having a high etching selectivity against silicon oxide in reactive ion etching (RIE), that is, for example, silicon nitride. The thickness of the etching stopper layer 29 is set to about 50 nm.

Next, as can be seen in FIGS. 40 and 41, an opening 23 is formed in the passivation layer 22. The opening 23 is situated so as to the lattice-shaped bonding pad 21, and is formed by a photo engraving process, more specifically, the application of a resist on the insulating layer 22, the patterning of the resist, the etching of the insulating layer 22 by RIE using the resist as a mask, and the removal of the resist.

In the RIE operation for making the opening 23, the insulating layer 27 is not etched in the presence of the insulating layer 27.

Then, as can be seen in FIGS. 42 and 43, only the etching stopper layer 29 remaining in the bottom of the opening 23 of the passivation layer 22 is removed. The removal of the etching stopper layer 29 can be achieved by anisotropic etching such as RIE, or isotropic etching such as chemical dry etching (CDE).

As described above, the semiconductor device shown in FIGS. 25 and 26 is completed.

The feature of the above-described method is that the etching stopper layer 29 is provided directly underneath the passivation layer 22. With this structure, in the RIE operation carried out to make the opening 23 in the bonding pad 21, the sections of the insulating layer 27 formed in the lattice-like pattern of the bonding pad 21 are not etched.

More specifically, as can be seen in FIGS. 44 and 45, the recessed pattern of the lattice-shaped bonding pad 21 is filled with the insulating layer 27. With this structure, even if the wire bonding is carried out, the wire 28 does not squash or deform the lattice-shaped bonding pad 21.

Therefore, the bonding error can be avoided, thereby making it possible to improve the reliability and yield of the product.

As described above, with the semiconductor device and the method of manufacturing such a device, according to the present invention, the following effect can be obtained.

That is, directly underneath the passivation layer, an etching stopper layer is provided. Therefore, in the RIE operation for making an opening to expose the bonding pad, the portions of the insulating layer, which are situated at the recessed portions of the lattice shape, are not etched. Consequently, each section between adjacent recessed portions is filled with the insulation layer. With this structure, if a wire bonding is carried out, the wire cannot squash or deform the bond-

ing pad having a lattice-like shape. Thus, the bonding error can be prevented, thereby making it possible to improve the reliability and yield of the product.

#### Claims

1. A semiconductor device having a bonding pad (21) constituted by a conductive member filled in grooves (19b') made in an insulating layer (27) having a flat surface, said semiconductor device comprising:
  - an etching stopper layer (29) formed on said insulating layer (27) and having an opening to expose said bonding pad (21); and
  - a passivation layer (22) formed on said etching stopper layer (29) and having an opening to expose said bonding pad (21).
2. A semiconductor device according to claim 1, characterized in that said grooves (19b') in said insulating layer (27) are arranged in a lattice manner, and said bonding pad has a lattice-like shape.
3. A semiconductor device according to claim 1, characterized in that said insulating layer (27) and said passivation layer (22) are made of silicon oxide, and said etching stopper layer (29) is made of silicon nitride.
4. A semiconductor device according to claim 1, characterized by further comprising wirings (20b) filled in said grooves (19b') of said insulating layer (27).
5. A semiconductor device according to claim 1, characterized in that said bonding pad (21) and said wirings (20b) are constituted by a first metal layer and a second metal layer made of a metal different from that of the first metal layer, respectively.
6. A semiconductor device according to claim 1, characterized in that the first metal layer is made of titanium and titanium nitride, or silicon titanium nitride, and the second metal layer is made of aluminum, copper or an alloy thereof.
7. A semiconductor device according to claim 1, characterized by further comprising a wire (28) connected to said bonding pad (21).
8. A method of manufacturing a semiconductor device, characterized in that a bonding pad (21) is formed by making grooves (19b') in an insulating layer (27) having a flat surface and filling the grooves (19b') with a conductive material, the method including the steps of:

forming said bonding pad (21) by filling said

grooves (19b') of said insulating layer (27) with said conductive material;  
 forming an etching stopper layer (29) on said insulating layer (27) and the bonding pad (21), said etching stopper layer being made of a material which can be etched selectively with respect to at least a material which is used to form said insulating layer;  
 forming a passivation layer (22) on said etching stopper layer, said passivation layer being made of a material which can be etched selectively with respect to at least the material used to form said etching stopper layer;  
 removing only a portion of said passivation layer (22), which is situated above the bonding pad (21); and  
 removing only a portion of said etching stopper layer (29), which is situated above the bonding pad (21).

9. A method of manufacturing a semiconductor device, according to claim 8, characterized in that said bonding pad (21) is formed by a step of forming a conductive material on said insulating layer (27) so as to completely fill said grooves (19b') therewith, and a step of polishing said conductive material by a CMP technique.
10. A method of manufacturing a semiconductor device, according to claim 8, characterized in that said passivation layer (22) is etched by an RIE technique and said etching stopper layer (29) is etched by an RIE or CDE technique.
11. A method of manufacturing a semiconductor device, according to claim 8, characterized in that said bonding pad (21) and said wirings (20b) are formed at the same time by filling said grooves (19b') with the conductive material.
12. A method of manufacturing a semiconductor device, according to claim 8, characterized in that said bonding pad (21) and said wirings (20b) are formed by a dual damascening process or damascening process.
13. A method of manufacturing a semiconductor device, according to claim 8, characterized in that a wire (28) is connected to said bonding pad (21) in a wire bonding process.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7






FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24






FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35




FIG. 36




FIG. 37




FIG. 38




FIG. 39




FIG. 40




FIG. 41






FIG. 42




FIG. 43




FIG. 44




FIG. 45



(19)

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 825 646 A3

(12)

## EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
13.10.1999 Bulletin 1999/41

(51) Int. Cl.<sup>6</sup>: H01L 23/485, H01L 23/31

(43) Date of publication A2:  
25.02.1998 Bulletin 1998/09

(21) Application number: 97114374.8

(22) Date of filing: 20.08.1997

(84) Designated Contracting States:  
AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC  
NL PT SE  
Designated Extension States:  
AL LT LV RO SI

(72) Inventor:  
Anand, Minakshisundaran Balasubramanian  
1-1 Shibaura 1-chome, Minato-ku Tokyo 105 (JP)

(74) Representative:  
Zangs, Rainer E., Dipl.-Ing. et al  
Hoffmann Eitle,  
Patent- und Rechtsanwälte,  
Arabellastrasse 4  
81925 München (DE)

(30) Priority: 21.08.1996 JP 21998796

(71) Applicant:  
KABUSHIKI KAISHA TOSHIBA  
Kawasaki-shi (JP)

(54) Semiconductor device and method of manufacturing the same

(57) In the present invention, the bonding pad (21) is formed in a lattice-like shape. Directly underneath the passivation layer (22), the etching stopper layer (29) is provided. An opening (23) is made through the passivation layer (22) and the etching stopper layer (29) so as to expose the bonding pad (21). The cavity sections of

the lattice-like shape of the bonding pad (21) are filled with the insulating layer (27). The bonding wire (28) is connected to the lattice-shaped bonding pad (21). With this structure, the bonding error of the device manufactured by the damascening process can be avoided.




FIG. 45

EP 0 825 646 A3



European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number  
EP 97 11 4374

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Incl.6)
Y	EP 0 710 981 A (TEXAS INSTRUMENTS INC) 8 May 1996 * column 5, line 49 - column 7, line 53; figure 10 *	1-7	H01L23/485 H01L23/31
Y	--- PATENT ABSTRACTS OF JAPAN vol. 095, no. 002, 31 March 1995 -& JP 06 318590 A (NEC CORP), 15 November 1994, * abstract line 53; figure 10 *	1-7	
Y	--- PATENT ABSTRACTS OF JAPAN vol. 008, no. 039 (E-228), 21 February 1984 -& JP 58 197865 A (HITACHI SEISAKUSHO KK), 17 November 1983, * abstract line 53; figure 10 *	1-7	
A	--- PATENT ABSTRACTS OF JAPAN vol. 095, no. 008, 29 September 1995 -& JP 07 130737 A (NEC CORP), 19 May 1995, * abstract line 53; figure 10 *	1,8	TECHNICAL FIELDS SEARCHED (Int.Cl.6) H01L
A	--- GB 2 268 329 A (INTEL CORP) 5 January 1994 * page 8, line 20-32 - line 53; figure 7 *	5,6	
A	--- WO 96 14657 A (MACRONIX INT CO LTD;JIN BEEN YIH; YEN DANIEL L W; HWANG WEN YEN; WANG) 17 May 1996 * page 13, line 26 - page 15, line 7; figures 6,7 *	1,8	
The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 19 August 1999	Examiner Edmeades, M
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 03/92 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 97 11 4374

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

19-08-1999

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0710981 A	08-05-1996	JP 8213397 A	20-08-1996
		US 5602423 A	11-02-1997
GB 2268329 A	05-01-1994	US 5612254 A	18-03-1997
		JP 6069353 A	11-03-1994
		SG 42982 A	17-10-1997
		US 5739579 A	14-04-1998
		US 5817572 A	06-10-1998
WO 9614657 A	17-05-1996	EP 0738424 A	23-10-1996
		JP 9511622 T	18-11-1997
		US 5883001 A	16-03-1999

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

**THIS PAGE BLANK (USPTO)**